| |
 |      |
                                            |
Note: Links lead to the DBLP on the Web. Kwang-Ting Cheng 58 Edward Y. Chang , Kwang-Ting Cheng, Wei-Cheng Lai , Ching-Tung Wu , Chengwei Chang , Yi-Leh Wu : PBIR: perception-based image retrieval-a system that can quickly capture subjective image query concepts. ACM Multimedia 2001 : 611-614 57 Kingshy Goh , Edward Y. Chang , Kwang-Ting Cheng: SVM Binary Classifier Ensembles for Image Classification. CIKM 2001 : 395-402 56 Wei-Cheng Lai , Kwang-Ting Cheng: Instruction-Level DFT for Testing Processor and IP Cores in System-on-a-Chip. DAC 2001 : 59-64 55 Jing-Jia Liou , Kwang-Ting Cheng, Sandip Kundu , Angela Krstic : Fast Statistical Timing Analysis By Probabilistic Event Propagation. DAC 2001 : 661-666 54 Ying-Tsai Chang , Kwang-Ting Cheng: Induction-Based Gate-Level Verification of Multipliers. ICCAD 2001 : 190- 53 Beitao Li , Wei-Cheng Lai , Edward Y. Chang , Kwang-Ting Cheng: Mining Image Features for Efficient Query Processing. ICDM 2001 : 353-360 52 Shi-Yu Huang , Kwang-Ting Cheng, Kuang-Chien Chen : Verifying sequential equivalence using ATPG techniques. TODAES 6 (2): 244-275 (2001) 51 Chung-Yang Huang , Kwang-Ting Cheng: Assertion checking by combined word-level ATPG and modular arithmetic constraint-solving techniques. DAC 2000 : 118-123 50 Kwang-Ting Cheng, Sujit Dey , Mike Rodgers , Kaushik Roy : Test challenges for deep sub-micron technologies. DAC 2000 : 142-149 49 Shi-Yu Huang , Kwang-Ting Cheng, Kuang-Chien Chen , Chung-Yang Huang , Forrest Brewer : AQUILA: An Equivalence Checking System for Large Sequential Designs. IEEE Transactions on Computers 49 (5): 443-464 (2000) 48 Yi-Min Jiang , Kwang-Ting Cheng: Analysis of Performance Impact Caused by Power Supply Noise in Deep Submicron Devices. DAC 1999 : 760-765 47 Kwang-Ting Cheng, Angela Krstic : Current Directions in Automatic Test-Pattern Generation. IEEE Computer 32 (11): 58-64 (1999) 46 Yi-Min Jiang , Shi-Yu Huang , Kwang-Ting Cheng, Deborah C. Wang , ChingYen Ho : A Hybrid Power Model for RTL Power Estimation. ASP-DAC 1998 : 551-556 45 Shi-Yu Huang , Kwang-Ting Cheng, Kuang-Chien Chen , Juin-Yeu Joseph Lu : Fault-Simulation Based Design Error Diagnosis for Sequential Circuits. DAC 1998 : 632-637 44 Angela Krstic , Kwang-Ting Cheng: Vector Generation for Maximum Instantaneous Current Through Supply Lines for CMOS Circuits. DAC 1997 : 383-388 43 Douglas Chang , Mike Tien-Chien Lee , Malgorzata Marek-Sadowska , Takashi Aikyo , Kwang-Ting Cheng: A Test Synthesis Approach to Reducing BALLAST DFT Overhead. DAC 1997 : 466-471 42 Huan-Chih Tsai , Kwang-Ting Cheng, Chih-Jen Lin , Sudipta Bhawmik : A Hybrid Algorithm for Test Point Selection for Scan-Based BIST. DAC 1997 : 478-483 41 Yi-Min Jiang , Angela Krstic , Kwang-Ting Cheng, Malgorzata Marek-Sadowska : Post-Layout Logic Restructuring for Performance Optimization. DAC 1997 : 662-665 40 Angela Krstic , Kwang-Ting Cheng, Srimat T. Chakradhar : Design for Primitive Delay Fault Testability. ITC 1997 : 436-445 39 Jiun-Lang Huang , Kwang-Ting Cheng: Analog Fault Diagnosis for Unpowered Circuit Boards. ITC 1997 : 640-648 38 Chen-Yang Pan , Kwang-Ting Cheng: Fault Macromodeling for Analog/Mixed-Signal Circuits. ITC 1997 : 913-922 37 Shi-Yu Huang , Kwang-Ting Cheng, Kuang-Chien Chen , David Ihsin Cheng : Error Tracer: A Fault-Simualtion-Based Approach to Design Error Diagnosis. ITC 1997 : 974-981 36 Shi-Yu Huang , Kuang-Chien Chen , Kwang-Ting Cheng, Tien-Chien Lee : Compact Vector Generation for Accurate Power Simulation. DAC 1996 : 161-164 35 Shi-Yu Huang , Kuang-Chien Chen , Kwang-Ting Cheng: Error Correction Based on Verification Techniques. DAC 1996 : 258-261 34 Chih-Chang Lin , Malgorzata Marek-Sadowska , Kwang-Ting Cheng, Mike Tien-Chien Lee : Test Point Insertion: Scan Paths through Combinational Logic. DAC 1996 : 268-273 33 David Ihsin Cheng , Kwang-Ting Cheng, Deborah C. Wang , Malgorzata Marek-Sadowska : A New Hybrid Methodology for Power Estimation. DAC 1996 : 439-444 32 Hisashi Kondo , Kwang-Ting Cheng: Driving toward higher IDDQ test quality for sequential circuits: a generalized fault model and its ATPG. ICCAD 1996 : 228-232 31 Angela Krstic , Kwang-Ting Cheng, Srimat T. Chakradhar : Identification and Test Generation for Primitive Faults. ITC 1996 : 423-432 30 Shi-Yu Huang , Kwang-Ting Cheng, Kuang-Chien Chen , Uwe Gläser : An ATPG-Based Framework for Verifying Sequential Equivalence. ITC 1996 : 865-874 29 Kwang-Ting Cheng, Angela Krstic , Hsi-Chuan Chen : Generation of High Quality Tests for Robustly Untestable Path Delay Faults. IEEE Transactions on Computers 45 (12): 1379-1392 (1996) 28 Kwang-Ting Cheng, A. S. Krishnakumar : Automatic generation of functional vectors using the extended finite state machine model. TODAES 1 (1): 57-79 (1996) 27 Kwang-Ting Cheng: Gate-level test generation for sequential circuits. TODAES 1 (4): 405-442 (1996) 26 Uwe Sparmann , D. Luxenburger , Kwang-Ting Cheng, Sudhakar M. Reddy : Fast Identification of Robust Dependent Path Delay Faults. DAC 1995 : 119-125 25 Chih-Chang Lin , Kuang-Chien Chen , Shih-Chieh Chang , Malgorzata Marek-Sadowska , Kwang-Ting Cheng: Logic Synthesis for Engineering Change. DAC 1995 : 647-652 24 Shih-Chieh Chang , Malgorzata Marek-Sadowska , Kwang-Ting Cheng: An Efficient Algorithm for Local Don't Care Sets Calculation. DAC 1995 : 663-667 23 Kwang-Ting Cheng, Chih-Jen Lin : Timing-Driven Test Point Insertion for Full-Scan and Partial-Scan BIST. ITC 1995 : 506-514 22 Shih-Chieh Chang , Kwang-Ting Cheng, Nam Sung Woo , Malgorzata Marek-Sadowska : Layout Driven Logic Synthesis for FPGAs. DAC 1994 : 308-313 21 Kwang-Ting Cheng, Hsi-Chuan Chen : Generation of High Quality Non-Robust Tests for Path Delay Faults. DAC 1994 : 365-369 20 A. S. Krishnakumar , Kwang-Ting Cheng: On the Computation of the Set of Reachable States of Hybrid Models. DAC 1994 : 615-621 19 Kwang-Ting Cheng, A. S. Krishnakumar : Automatic Functional Test Generation Using the Extended Finite State Machine Model. DAC 1993 : 86-91 18 Kwang-Ting Cheng, Hsi-Chuan Chen : Delay Testing for Non-Robust Untestable Circuits. ITC 1993 : 954-961 17 Kwang-Ting Cheng, Hi-Keung Tony Ma : On the Over-Specification Problem in Sequential ATPG Algorithms. DAC 1992 : 16-21 16 Irith Pomeranz , Kwang-Ting Cheng: State Assignment Using Input/Output Functions. DAC 1992 : 573-577 15 Kwang-Ting Cheng: Test generation for delay faults in non-scan and partial scan sequential circuits. ICCAD 1992 : 554-559 14 Kwang-Ting Cheng: Transition Fault Simulation for Sequential Circuits. ITC 1992 : 723-731 13 Kwang-Ting Cheng, Vishwani D. Agrawal : Initializability Consideration in Sequential Machine Synthesis. IEEE Transactions on Computers 41 (3): 374-379 (1992) 12 Kwang-Ting Cheng: On Removing Redundancy in Sequential Circuits. DAC 1991 : 164-169 11 Kwang-Ting Cheng, Srinivas Devadas , Kurt Keutzer : Robust Delay-Fault Test Generation and Synthesis for Testability Under A Standard Scan Design Methodology. DAC 1991 : 80-86 10 Kwang-Ting Cheng: An ATPG-Based Approach to Sequential Logic Optimization. ICCAD 1991 : 372-375 9 Jing-Yang Jou , Kwang-Ting Cheng: Timing-Driven Partial Scan. ICCAD 1991 : 404-407 8 Kwang-Ting Cheng, Srinivas Devadas , Kurt Keutzer : A Partial Enhanced-Scan Approach to Robust Delay-Fault Test Generation for Sequential Circuits. ITC 1991 : 403-410 7 Vishwani D. Agrawal , Kwang-Ting Cheng: Test Function Specification in Synthesis. DAC 1990 : 235-240 6 Kwang-Ting Cheng, Vishwani D. Agrawal : An Entropy Measure for the Complexity of Multi-Output Boolean Functions. DAC 1990 : 302-305 5 Kwang-Ting Cheng, Jing-Yang Jou : A Single-State-Transition Fault Model for Sequential Machines. ICCAD 1990 : 226-229 4 Alexander Saldanha , Robert K. Brayton , Alberto L. Sangiovanni-Vincentelli , Kwang-Ting Cheng: Timing Optimization with Testability Considerations. ICCAD 1990 : 460-463 3 Kwang-Ting Cheng, Vishwani D. Agrawal , Ernest S. Kuh : A Simulation-Based Method for Generating Tests for Sequential Circuits. IEEE Transactions on Computers 39 (12): 1456-1463 (1990) 2 Kwang-Ting Cheng, Vishwani D. Agrawal : A Partial Scan Method for Sequential Circuits with Feedback. IEEE Transactions on Computers 39 (4): 544-549 (1990) 1 Vishwani D. Agrawal , Kwang-Ting Cheng, Prathima Agrawal : Contest: A Concurrent Test Generator for Sequential Circuits. DAC 1988 : 84-89  DiSC'02 © 2003 Association for Computing Machinery |
